

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
6 April 2006 (06.04.2006)

PCT

(10) International Publication Number
WO 2006/035246 A1

(51) International Patent Classification:
G09G 3/32 (2006.01)

(21) International Application Number:
PCT/GB2005/050167

(22) International Filing Date:
29 September 2005 (29.09.2005)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
0421710.5 30 September 2004 (30.09.2004) GB

(71) Applicant (for all designated States except US): Cambridge Display Technology Limited [GB/GB]; Building 2020, Cambourne Business Park Cambourne, Cambridge Cambridgeshire CB3 6DW (GB).

(72) Inventors; and

(75) Inventors/Applicants (for US only): SMITH, Euan, Christopher [GB/GB]; c/o Cambridge Display Technology Limited, Building 2020 Cambourne Business Park Cambourne, Cambridge Cambridgeshire CB3 6DW (GB). ROUTLEY, Paul, Richard [GB/GB]; c/o Cambridge Display Technology Limited, Building 2020 Cambourne Business Park Cambourne, Cambridge Cambridgeshire CB3 6DW (GB). HALLS, Jonathan, James,

M. [GB/GB]; c/o Cambridge Display Technology Limited, Building 2020 Cambourne Business Park Cambourne, Cambridge Cambridgeshire CB3 6DW (GB).

(74) Agent: Marks & Clerk; 66-68 Hills Road, Cambridge Cambridgeshire CB2 1LA (GB).


(81) Designated States (unless otherwise indicated, for every kind of national protection available): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BW, BY, BZ, CA, CH, CN, CO, CR, CU, CZ, DE, DK, DM, DZ, EC, EE, EG, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KM, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, LY, MA, MD, MG, MK, MN, MW, MX, MY, MZ, NA, NG, NI, NO, NZ, OM, PG, PH, PL, PT, RO, RU, SC, SD, SE, SG, SK, SL, SM, SY, TJ, TM, TN, TR, TT, TZ, UA, UG, US, UZ, VC, VN, YU, ZA, ZM, ZW.

(84) Designated States (unless otherwise indicated, for every kind of regional protection available): ARIPO (BW, GH, GM, KE, LS, MW, MZ, NA, SD, SI, SZ, TZ, UG, ZM, ZW), Eurasian (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European (AT, BE, BG, CH, CY, CZ, DE, DK, EE, ES, FI, FR, GB, GR, HU, IE, IS, IT, LT, LU, LV, MC, NL, PL, PT, RO, SE, SI, SK, TR), OAPI (BF, BJ, CF, CG, CI, CM, GA, GN, GQ, GW, ML, MR, NE, SN, TD, TG).

Published:
— with international search report

[Continued on next page]

(54) Title: MULTI-LINE ADDRESSING METHODS AND APPARATUS



(57) Abstract: This invention relates to methods and apparatus for driving emissive, in particular organic light emitting diodes (OLED) displays using multi-line addressing (MLA) techniques. Embodiments of the invention are particularly suitable for use with so-called passive matrix OLED displays. A method of driving an emissive display, the display comprising a plurality of pixels each addressable by a row electrode and a column electrode, the method comprising: driving a plurality of said column electrodes with a first set of column drive signals; and driving two or more of said row electrodes with a first set of forward bias row drive signals at the same time as said column electrode driving with said column drive signals; then driving said plurality of column electrodes with a second and subsequent sets of column drive signals; and driving said two or more row electrodes with a second and subsequent sets of forward bias row drive signals at the same time as said column electrode driving with said second column drive signals.

WO 2006/035246 A1



— *before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments*

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

Multi-Line Addressing Methods and Apparatus

This invention relates to methods and apparatus for driving emissive, in particular organic light emitting diodes (OLED) displays using multi-line addressing (MLA) techniques. Embodiments of the invention are particularly suitable for use with so-called passive matrix OLED displays. This application is one of a set of three related applications sharing the same priority date.

Multi-line addressing techniques for liquid crystal displays (LCDs) have been described, for example in US2004/150608, US2002/158832 and US2002/083655, for reducing power consumption and increasing the relatively slow response rate of LCDs. However these techniques are not suitable for OLED displays because of differences stemming from the fundamental difference between OLEDs and LCDs that the former is an emissive technology whereas the latter is a form of modulator. Furthermore, an OLED provides a substantially linear response with applied current and whereas an LCD cell has a non-linear response which varies according to the RMS (root-mean-square) value of the applied voltage.

Displays fabricated using OLEDs provide a number of advantages over LCD and other flat panel technologies. They are bright, colourful, fast-switching (compared to LCDs), provide a wide viewing angle and are easy and cheap to fabricate on a variety of substrates. Organic (which here includes organometallic) LEDs may be fabricated using materials including polymers, small molecules and dendrimers, in a range of colours which depend upon the materials employed. Examples of polymer-based organic LEDs are described in WO 90/13148, WO 95/06400 and WO 99/48160; examples of dendrimer-based materials are described in WO 99/21935 and WO 02/067343; and examples of so called small molecule based devices are described in US 4,539,507.

A typical OLED device comprises two layers of organic material, one of which is a layer of light emitting material such as a light emitting polymer (LEP), oligomer or a light emitting low molecular weight material, and the other of which is a layer of a hole transporting material such as a polythiophene derivative or a polyaniline derivative.

Organic LEDs may be deposited on a substrate in a matrix of pixels to form a single or multi-colour pixellated display. A multicoloured display may be constructed using groups of red, green, and blue emitting pixels. So-called active matrix displays have a memory element, typically a storage capacitor and a transistor, associated with each pixel whilst passive matrix displays have no such memory element and instead are repetitively scanned to give the impression of a steady image. Other passive displays include segmented displays in which a plurality of segments share a common electrode and a segment may be lit up by applying a voltage to its other electrode. A simple segmented display need not be scanned but in a display comprising a plurality of segmented regions the electrodes may be multiplexed (to reduce their number) and then scanned.

Figure 1a shows a vertical cross section through an example of an OLED device 100. In an active matrix display part of the area of a pixel is occupied by associated drive circuitry (not shown in Figure 1a). The structure of the device is somewhat simplified for the purposes of illustration.

The OLED 100 comprises a substrate 102, typically 0.7 mm or 1.1 mm glass but optionally clear plastic or some other substantially transparent material. An anode layer 104 is deposited on the substrate, typically comprising around 150 nm thickness of ITO (indium tin oxide), over part of which is provided a metal contact layer. Typically the contact layer comprises around 500nm of aluminium, or a layer of aluminium sandwiched between layers of chrome, and this is sometimes referred to as anode metal. Glass substrates coated with ITO and contact metal are available from Corning, USA. The contact metal over the ITO helps provide reduced resistance pathways where the anode connections do not need to be transparent, in particular for external contacts to the device. The contact metal is removed from the ITO where it is not wanted, in

particular where it would otherwise obscure the display, by a standard process of photolithography followed by etching.

A substantially transparent hole transport layer 106 is deposited over the anode layer, followed by an electroluminescent layer 108, and a cathode 110. The electroluminescent layer 108 may comprise, for example, a PPV (poly(p-phenylenevinylene)) and the hole transport layer 106, which helps match the hole energy levels of the anode layer 104 and electroluminescent layer 108, may comprise a conductive transparent polymer, for example PEDOT:PSS (polystyrene-sulphonate-doped polyethylene-dioxythiophene) from Bayer AG of Germany. In a typical polymer-based device the hole transport layer 106 may comprise around 200 nm of PEDOT; a light emitting polymer layer 108 is typically around 70 nm in thickness. These organic layers may be deposited by spin coating (afterwards removing material from unwanted areas by plasma etching or laser ablation) or by inkjet printing. In this latter case banks 112 may be formed on the substrate, for example using photoresist, to define wells into which the organic layers may be deposited. Such wells define light emitting areas or pixels of the display.

Cathode layer 110 typically comprises a low work function metal such as calcium or barium (for example deposited by physical vapour deposition) covered with a thicker, capping layer of aluminium. Optionally an additional layer may be provided immediately adjacent the electroluminescent layer, such as a layer of lithium fluoride, for improved electron energy level matching. Mutual electrical isolation of cathode lines may be achieved or enhanced through the use of cathode separators (not shown in Figure 1a).

The same basic structure may also be employed for small molecule and dendrimer devices. Typically a number of displays are fabricated on a single substrate and at the end of the fabrication process the substrate is scribed, and the displays separated before an encapsulating can is attached to each to inhibit oxidation and moisture ingress.

To illuminate the OLED power is applied between the anode and cathode, represented in Figure 1a by battery 118. In the example shown in Figure 1a light is emitted through

transparent anode 104 and substrate 102 and the cathode is generally reflective; such devices are referred to as "bottom emitters". Devices which emit through the cathode ("top emitters") may also be constructed, for example by keeping the thickness of cathode layer 110 less than around 50-100 nm so that the cathode is substantially transparent.

Organic LEDs may be deposited on a substrate in a matrix of pixels to form a single or multi-colour pixellated display. A multicoloured display may be constructed using groups of red, green, and blue emitting pixels. In such displays the individual elements are generally addressed by activating row (or column) lines to select the pixels, and rows (or columns) of pixels are written to, to create a display. So-called active matrix displays have a memory element, typically a storage capacitor and a transistor, associated with each pixel whilst passive matrix displays have no such memory element and instead are repetitively scanned, somewhat similarly to a TV picture, to give the impression of a steady image.

Referring now to Figure 1b, this shows a simplified cross-section through a passive matrix OLED display device 150, in which like elements to those of figure 1a are indicated by like reference numerals. As shown the hole transport 106 and electroluminescent 108 layers are subdivided into a plurality of pixels 152 at the intersection of mutually perpendicular anode and cathode lines defined in the anode metal 104 and cathode layer 110 respectively. In the figure conductive lines 154 defined in the cathode layer 110 run into the page and a cross-section through one of a plurality of anode lines 158 running at right angles to the cathode lines is shown. An electroluminescent pixel 152 at the intersection of a cathode and anode line may be addressed by applying a voltage between the relevant lines. The anode metal layer 104 provides external contacts to the display 150 and may be used for both anode and cathode connections to the OLEDs (by running the cathode layer pattern over anode metal lead-outs). The above mentioned OLED materials, in particular the light emitting polymer and the cathode, are susceptible to oxidation and to moisture and the device is therefore encapsulated in a metal can 111, attached by UV-curable epoxy glue 113 onto anode metal layer 104, small glass beads within the glue preventing the metal can touching and shorting out the contacts.

Referring now to Figure 2, this shows, conceptually, a driving arrangement for a passive matrix OLED display 150 of the type shown in Figure 1b. A plurality of constant current generators 200 are provided, each connected to a supply line 202 and to one of a plurality of column lines 204, of which for clarity only one is shown. A plurality of row lines 206 (of which only one is shown) is also provided and each of these may be selectively connected to a ground line 208 by a switched connection 210. As shown, with a positive supply voltage on line 202, column lines 204 comprise anode connections 158 and row lines 206 comprise cathode connections 154, although the connections would be reversed if the power supply line 202 was negative and with respect to ground line 208.

As illustrated pixel 212 of the display has power applied to it and is therefore illuminated. To create an image connection 210 for a row is maintained as each of the column lines is activated in turn until the complete row has been addressed, and then the next row is selected and the process repeated. Preferably, however, to allow individual pixels to remain on for longer and hence reduce overall drive level, a row is selected and all the columns written in parallel, that is a current driven onto each of the column lines simultaneously to illuminate each pixel in a row at its desired brightness. Each pixel in a column could be addressed in turn before the next column is addressed but this is not preferred because, inter alia, of the effect of column capacitance.

The skilled person will appreciate that in a passive matrix OLED display it is arbitrary which electrodes are labelled row electrodes and which column electrodes, and in this specification "row" and "column" are used interchangeably.

It is usual to provide a current-controlled rather than a voltage-controlled drive to an OLED because the brightness of an OLED is determined by the current flowing through the device, this determining the number of photons it generates. In a voltage-controlled configuration the brightness can vary across the area of a display and with time, temperature, and age, making it difficult to predict how bright a pixel will appear when driven by a given voltage. In a colour display the accuracy of colour representations may also be affected.

The conventional method of varying pixel brightness is to vary pixel on-time using Pulse Width Modulation (PWM). In a conventional PWM scheme a pixel is either full on or completely off but the apparent brightness of a pixel varies because of integration within the observer's eye. An alternative method is to vary the column drive current.

Figure 3 shows a schematic diagram 300 of a generic driver circuit for a passive matrix OLED display according to the prior art. The OLED display is indicated by dashed line 302 and comprises a plurality n of row lines 304 each with a corresponding row electrode contact 306 and a plurality m of column lines 308 with a corresponding plurality of column electrode contacts 310. An OLED is connected between each pair of row and column lines with, in the illustrated arrangement, its anode connected to the column line. A y-driver 314 drives the column lines 308 with a constant current and an x-driver 316 drives the row lines 304, selectively connecting the row lines to ground. The y-driver 314 and x-driver 316 are typically both under the control of a processor 318. A power supply 320 provides power to the circuitry and, in particular, to y-driver 314.

Some examples of OLED display drivers are described in US 6,014,119, US 6,201,520, US 6,332,661, EP 1,079,361A and EP 1,091,339A and OLED display driver integrated circuits employing PWM are sold by Clare Micronix of Clare, Inc., Beverly, MA, USA. Some examples of improved OLED display drivers are described in the Applicant's co-pending applications WO 03/079322 and WO 03/091983. In particular WO 03/079322, hereby incorporated by reference, describes a digitally controllable programmable current generator with improved compliance.

There is a continuing need for techniques which can improve the lifetime of an OLED display. There is a particular need for techniques which are applicable to passive matrix displays since these are very much cheaper to fabricate than active matrix displays. Reducing the drive level (and hence brightness) of an OLED can significantly enhance the lifetime of the device – for example halving the drive/brightness of the OLED can increase its lifetime by approximately a factor of four. The inventors have recognised that multi-line addressing techniques can be employed to reduce peak display drive

levels, in particular in passive matrix OLED displays, and hence increase display lifetime.

According to a first aspect of the present invention there is therefore provided a method of driving an emissive, in particular display, the display comprising a plurality of pixels each addressable by a row electrode and a column electrode, the method comprising: driving a plurality of said column electrodes with a first set of column drive signals; and driving two or more of said row electrodes with a first set of row drive signals at the same time as said column electrode driving with said column drive signals; then driving said plurality of column electrodes with a second set (and optionally subsequent sets) of column drive signals; and driving said two or more row electrodes with a second set (and optionally subsequent sets) of row drive signals at the same time as said column electrode driving with said second (and optionally subsequent) column drive signals.

Embodiments of this method cause a plurality of pixels in each of two or more rows of the display to emit light at the same time and hence enable a reduction of the peak brightness of OLED pixels of the display, hence extending the lifetime of the display. Also there is also a reduction in power consumption due to a reduction of drive voltage and reduced capacitive losses.

Broadly speaking by driving groups of rows and columns simultaneously, rather than in sequence as in a conventional drive scheme, advantage may be taken of correlations between the luminescence of pixels in different rows so that the required luminescence profiles of each row (line) are built up over a plurality of line scan periods rather than as an impulse in a single line scan period (although in embodiments the same total number of line scan periods may be employed – for example three periods for three lines).

By building up the luminescence profiles over a plurality of line scan periods the pixel drive during each line scan period can be reduced. The degree of reduction depends upon the correlation between the groups of lines driven together, and preferably therefore groups of two or more rows (lines) are selected based upon their correlation or expected correlation. For example in a “Windows” (trademark) type display many of

the lines have correlated values; likewise the same is true of lines of pixels making up text (consider, for example, the diagonal strokes in the letter "A").

In other arrangements the row electrodes which are grouped together and driven at the same time may comprise electrodes of a primary colour sub-pixels of a display with colour pixels. Generally there is a relatively high correlation between say, red, green and blue subpixels of a colour pixel because these all contribute to an overall luminescence of the colour pixel.

Preferably the first and second column drive signals and the first and second row drive signals are selected such that a desired luminescence of OLED pixels (or sub-pixels) driven by the row and column electrodes is obtained by a substantially linear sum of luminescences determined by the first row and column drive signals and luminescences determined by the second row and column drive signals. Where three row electrodes are driven together the method comprises three steps of driving the row and column electrodes with respective first, second and third sets of row/column drive signals.

Where the contribution of a set of row drive signals to the overall desired luminescence of OLED pixels driven by the row and column electrodes is small, that is where the contribution of a set of a row/column drive signals to the aforementioned linear sum is small, the contribution may be neglected and the corresponding row/column driving steps omitted. In this way the effective frame rate may be increased (since the total number of line scan periods is reduced) thus increasing the apparent brightness of the display to the (integrating) human eye and thus allowing a further reduction in peak drive signals. This may be taken into account when determining row and column drive signals for the aforementioned linear sum.

Likewise when two or more rows of pixels have substantially the same desired luminescence for most or all of the pixels in the rows only a single, common set of row drive signals need be applied and a second set of row and column drive signals for the two or more rows may be omitted; this also has the effect of increasing the frame rate or, equivalently, allowing a lengthening of the line period for the same overall frame rate.

Preferably the first and second row and column drive signals comprise current drive signals since an OLED has a substantially linear response to such a current drive, facilitating determination of suitable row and column drive signals when two or more rows are driven together. Such a current drive signal may conveniently be provided by a (controllable) constant current generator which may comprise a current source or a current sink. Additionally or alternatively the first and second row and column drive signals may comprise pulse width modulated drive signals; in general any variable which can modify an OLED brightness may be employed to vary the row/column drives.

As described above, in embodiments the first and second row and column drive signals are selected such that a peak luminescence of a driven pixel is less than it would be were the row electrodes to be driven separately. The simultaneously driven pixel rows may comprise adjacent lines of pixels on the display or may comprise rows which have been grouped in groups of two, three or more because of their relatively increased correlation with one another. For example where dithering is in frequent use a set of two or more alternate rows may be simultaneously addressed.

The principle can be extended in the case of video to group rows in the time domain, additionally or alternatively to the spatial domain – that is the grouped rows may comprise the same row in successively displayed image frames, building up the desired luminescence profile over a plurality of successive frames.

Whether a pulse width modulated and/or variable current drive is employed the effect of driving a set of column electrodes at the same time as driving two or more row electrodes with a set of row drive signals is to divide the column drive between the rows in accordance with a ratio defined by the row drive signals. In other words the proportion of drive signal applied to each row determines the proportions of a common column drive signal each row receives.

In the above described methods it will be appreciated that the roles of the row and column drive signals may be exchanged. Embodiments of the method are particularly

useful for passive matrix displays, although they may also be employed with active matrix displays.

The invention also provides an emissive, in particular OLED display driver comprising means to implement embodiments of the above described method. Such means may comprise discrete components and/or one or more integrated circuits, or an ASIC (Applications Specific Integrated Circuits) or an FPGA (Field Programmable Gate Array), or a dedicated processor with appropriate processor control code (or microcode) or any combination of these.

Thus the invention also provides an emissive, in particular OLED display driver for driving an emissive display comprising a plurality of pixels each addressable by a row electrode and a column electrode, said display driver comprising: means for driving a plurality of said column electrodes with a first set of column drive signals; means for driving two or more of said row electrodes with a first set of row drive signals at the same time as said column electrode driving with said first column drive signals; means for driving said plurality of column electrodes with a second set of column drive signals; and means for driving said two or more row electrodes with a second set of row drive signals at the same time as said column electrode driving with said second column drive signals.

The invention further provides an emissive, in particular OLED display driver circuit for driving an emissive, in particular OLED display, pixels (OLEDs) of the display being addressed by row electrodes and corresponding column electrodes, said display driver comprising: one or more column drivers to simultaneously drive a plurality of said column electrodes; and one or more row drivers to simultaneously drive a plurality of said row electrodes corresponding to said column electrodes at the same time as said column electrode driving, such that a drive for a said column electrode is shared between a plurality of said row drivers.

Preferably the row and column drivers comprise substantially constant current generators (sources or sinks); these may be controllable or programmable by means of a digital-to-analogue converter.

The invention further provides processor control code, and a carrier medium carrying the code to implement the above described methods and display drivers. This code may comprise conventional program code, for example for a digital signal processor (DSP), or microcode, or code for setting up or controlling an ASIC or FPGA, or code for a hardware description language such as VeriLog (trademark); such code may be distributed between a plurality of coupled components. The carrier medium may comprise any conventional storage medium such as a disk or programmed memory such as firmware, or a data carrier such as an optical or electrical signal carrier.

In a further aspect the invention provides an integrated circuit die chip comprising a plurality of drivers configured to drive a plurality of electrodes of an OLED display simultaneously, and display drive processing circuitry configured to determine drive signals for said plurality of electrodes; and wherein said die has an aspect ratio of greater than 10 to 1, length to breadth, preferably greater than 15:1.

The inventors have recognised that display drive processing circuitry may be incorporated into a conventional driver chip with little or no increase in silicon area. This is because driver chips are generally physically configured as a long line of substantially identical drivers but since there is a minimum physical width to which a chip can be diced a relatively large virtually unused dead space is frequently present. For example a die for a driver chip may have a length of 20mm and hence a minimum width of approximately 1mm. The inventors have recognized that with such a long, thin physical configuration of a driver chip this space can be efficiently utilized to implement processing circuitry for assisting performance of embodiments of above described method.

More particularly, as is described further later, preferred embodiments of the method may be implemented by means of a calculation involving a matrix calculations. Such matrix calculations may be implemented by means of conventional signal processing blocks from a suitable library of what is generally known as "intellectual property" in a manner well known to those skilled in the art, using one or both edges of the driver integrated circuit die with little or no impact on chip fabrication cost if the extra silicon

required does not exceed the available "dead space". This may be facilitated by limiting implemented embodiments of the method to between two and four or, say, no more than six simultaneously driven rows.

A multicolour display in accordance with aspects of the invention may also be provided by employing white-emitting sub-pixels with colour filters.

The invention also provides a multi-colour organic electro-luminescent display comprising a matrix of pixels, each pixel having at least three sub-pixels, wherein a first sub-pixel comprises a sub-pixel of a first colour, a second sub-pixel comprises a sub-pixel of a second colour and a third sub-pixel comprises a sub-pixel of a third colour overlapping said first colour and said second colour or comprising a mix of the first and second colours and optionally an additional colour.

Preferably the third sub-pixel comprises a sub-pixel configured to emit light within the gamut of the first and second sub-pixels. A fourth sub-pixel of a fourth colour (e.g. a mix of the first, second and third colours and optionally an additional colour) may also be included. The third sub-pixel may comprise a white sub-pixel and/or may be configured to emit light within the gamut of the first, second and fourth sub-pixels (that is, the third sub-pixel may have a colour overlapping the first, second and fourth colours and/or emit at a wavelength overlapping wavelengths emitted by the first, second, and fourth sub-pixels). All the sub-pixels may have substantially the same area or the third sub-pixel may have a larger area than the other sub-pixels.

The invention further provides a method of providing a multi-colour organic electro-luminescent display with an increased lifetime, the display comprising a matrix of pixels, each pixel having at least three sub-pixels, wherein a first sub-pixel comprises a sub-pixel of a first colour, a second sub-pixel comprises a sub-pixel of a second colour and a third sub-pixel comprises a sub-pixel of a third colour overlapping said first colour and said second colour or comprising a mix of the first and second colours and optionally an additional colour, the method comprising determining the light output of the third sub-pixel as a component of the light output of the first sub-pixel and a component of the light output of the second sub-pixel, determining the maximum

portion of light output emitable for a given colour using said third sub-pixel and subtracting the corresponding light output components from the first sub-pixel light output and the second sub-pixel light output.

Embodiments of the above described display and method, by the incorporation of additional coloured sub-pixels into each coloured pixel, allow a combination of improved lifetime, increased colour gamut, and reduced power consumption. In particular the incorporation of a white pixel significantly reduces the demands on the blue pixels (which have the shortest lifetimes) when displaying a predominantly white background. This facilitates increased display lifetimes because a white emitting OLED can have a substantially longer lifetime than a blue OLED of equivalent light output to generate the same white brightness. The incorporation of sub-pixels of other colours, for example cyan, magenta, and/or yellow in embodiments allows a greater area of the colour gamut to be accessed. This is advantageous, for example, for specialist displays such as are employed in the graphic arts.

These and other aspects of the of the invention will now be further described, by way of example only, with the reference to the accompanying figures in which:

Figures 1a and 1b show, respectively, a vertical cross section through an OLED device, and a simplified cross section through a passive matrix OLED display;

Figure 2 shows conceptually a driving arrangement for a passive matrix OLED display;

Figure 3 shows a block diagram of a known passive matrix OLED display driver;

Figures 4a to 4c, show respectively, block diagrams of first and second examples of display driver hardware for implementing an MLA addressing scheme for a colour OLED display, and a timing diagram for such a scheme;

Figures 5a to 5g show, respectively, a display driver embodying an aspect of the present invention; column and row drivers, example digital-to-analogue current converters for the display driver of figure 5a, a programmable current mirror embodying an aspect of

the present invention, a second programmable current mirror embodying an aspect of the present invention, and block diagrams of current mirrors according to the prior art;

Figure 6 shows, a layout of an integrated circuit die incorporating multi-line addressing display signal processing circuitry and driver circuitry;

Figure 7 shows a schematic illustration of a pulse width modulation MLA drive scheme;

Figures 8a to 8d show row, column and image matrices for a conventional drive scheme and for a multiline addressing drive scheme respectively, and corresponding brightness curves for a typical pixel over a frame period;

Figures 9a and 9b show, respectively, SVD and NMF factorisation of an image matrix;

Figure 10 shows example column and row drive arrangements for driving a display using the matrices of Figure 9;

Figure 11 shows a flow diagram for a method of driving a display using image matrix factorisation; and

Figure 12 shows an example of a displayed image obtained using image matrix factorisation.

Consider a pair of rows of a passive matrix OLED display comprising a first row A, and a second row B. In a conventional passive matrix drive scheme the rows would be driven as shown in table 1 below, with each row in either a fully-on state (1.0) or a fully-off state (0.0).

| A | | B | |
|----|-------|-----|-------|
| on | (1.0) | off | (0.0) |

| | |
|-----------|----------|
| 15 | |
| off (0.0) | on (1.0) |

Table 1

Consider the ratio $A / (A + B)$; in the example of Table 1 above this is either zero or one, but provided that a pixel in the same column in the two rows is not fully-on in both rows this ratio may be reduced whilst still providing the desired pixel luminances. In this way the peak drive level can be reduced and pixel lifetime increased.

In the first line scan the luminances might be:

First period

0.0 0.361 0.650 0.954 0.0

0.0 0.015 0.027 0.039 0.0

Second period

0.2 0.139 0.050 0.046 0.0

0.7 0.485 0.173 0.161 0.0

It can be seen that:

1. Ratios between the two rows are equal in a single scan period (0.96 for the first scan period, 0.222 for the second).
2. Luminances between the two rows add up to the required values.
3. The peak luminances are equal or less than those during a standard scan.

The example above demonstrates the technique in a simple two line case. If the ratios in the luminance data are similar between the two lines then more benefit is obtained. Depending upon the type of calculations on image data, luminances can be reduced by

an average of 30 percent or more, which can have a significant beneficial effect on pixel lifetime. Expanding the technique to consider more rows simultaneously can provide greater benefit.

An example of multiline addressing using SVD image matrix decomposition is given below.

We describe the driving system as matrix multiplication where **I** is, an image matrix (bit map file), **D** the displayed image (should be the same as **I**), **R** the row drive matrix and **C** the column drive matrix. The Columns of **R** describe the drive to the rows in 'line periods' and the Rows of **R** represent the rows driven. The one row at a time system is thus an identity matrix. For a 6 x 4 display chequer board display:

$$D(R,C) := R \cdot C$$

$$I := \begin{pmatrix} 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 \\ 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 \end{pmatrix}$$

$$C := I$$

$$R := \begin{pmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \\ 0 & 0 & 1 & 0 \\ 0 & 0 & 0 & 1 \end{pmatrix}$$

$$R \cdot C = \begin{pmatrix} 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 \\ 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 \end{pmatrix}$$

- which is the same as the image.

Now consider using a two frame drive method:

$$C := \begin{pmatrix} 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 \end{pmatrix}$$

$$R := \begin{pmatrix} 1 & 0 \\ 0 & 1 \\ 1 & 0 \\ 0 & 1 \end{pmatrix}$$

$$R \cdot C = \begin{pmatrix} 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 \\ 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 \end{pmatrix}$$

Again this is the same as the Image matrix.

The drive matrix can be calculated by using Singular Value Decomposition as follows (using MathCad nomenclature):

$$X := \text{svd}(I^T) \quad (\text{gives } U \text{ and } V)$$

$$Y := \text{svds}(I^T) \quad (\text{gives } S \text{ as a vector of the diagonal elements})$$

Note Y has only two elements, ie two frames:

$$Y = \begin{pmatrix} 2.449 \\ 2.449 \\ 0 \\ 0 \end{pmatrix}$$

$$U := \text{submatrix}(X, 0, 5, 0, 3) \quad (\text{ie top 6 rows})$$

$$V := \text{submatrix}(X, 6, 9, 0, 3)^T \quad (\text{ie lower 4 rows})$$

| | 0 | 1 | 2 | 3 |
|---|-------|-------|--------|-------------------------|
| 0 | 0.577 | 0 | 0.816 | 0 |
| 1 | 0 | 0.577 | 0 | 0.816 |
| 2 | 0.577 | 0 | -0.408 | $4.57 \cdot 10^{-14}$ |
| 3 | 0 | 0.577 | 0 | -0.408 |
| 4 | 0.577 | 0 | -0.408 | $-4.578 \cdot 10^{-14}$ |
| 5 | 0 | 0.577 | 0 | -0.408 |
| 6 | 0.707 | 0 | 0.707 | 0 |
| 7 | 0 | 0.707 | 0 | -0.707 |
| 8 | 0.707 | 0 | -0.707 | 0 |
| 9 | 0 | 0.707 | 0 | 0.707 |

18

$W := \text{diag}(Y)$ (ie. Format Y as a diagonal matrix)

$$W = \begin{pmatrix} 2.449 & 0 & 0 & 0 \\ 0 & 2.449 & 0 & 0 \\ 0 & 0 & 0 & 0 \\ 0 & 0 & 0 & 0 \end{pmatrix}$$

$$D := (U \cdot W \cdot V)^T$$

Checking D:

$$D = \begin{pmatrix} 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 \\ 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 \end{pmatrix}$$

$$R := (W \cdot V)^T$$

$$R = \begin{pmatrix} 1.732 & 0 & 0 & 0 \\ 0 & 1.732 & 0 & 0 \\ 1.732 & 0 & 0 & 0 \\ 0 & 1.732 & 0 & 0 \end{pmatrix}$$

(Note the empty last 2 columns)

$R := \text{submatrix}(R, 0, 3, 0, 1)$ (select the non-empty columns)

$$R = \begin{pmatrix} 1.732 & 0 \\ 0 & 1.732 \\ 1.732 & 0 \\ 0 & 1.732 \end{pmatrix}$$

$$C := U^T$$

$$C = \begin{pmatrix} 0.577 & 0 & 0.577 & 0 & 0.577 & 0 \\ 0 & 0.577 & 0 & 0.577 & 0 & 0.577 \\ 0.816 & 0 & -0.408 & 0 & -0.408 & 0 \\ 0 & 0.816 & 4.57 \times 10^{-14} & -0.408 & -4.578 \times 10^{-14} & -0.408 \end{pmatrix}$$

(As we reduced R so C is reduced to top rows only)

$$C := \text{submatrix}(C, 0, 1, 0, 5)$$

$$C = \begin{pmatrix} 0.577 & 0 & 0.577 & 0 & 0.577 & 0 \\ 0 & 0.577 & 0 & 0.577 & 0 & 0.577 \end{pmatrix}$$

$$R \cdot C = \begin{pmatrix} 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 \\ 1 & 0 & 1 & 0 & 1 & 0 \\ 0 & 1 & 0 & 1 & 0 & 1 \end{pmatrix}$$

Which is the same as the desired image.

Now consider a more general case, an image of the letter "A":

$$I := \begin{pmatrix} 0 & 0 & 1 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 1 & 0 \\ 1 & 1 & 1 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 \end{pmatrix}$$

$$X := \text{svd}(I^T)$$

$$Y := \text{svds}(I^T)$$

(Note Y has only two elements, ie three frames)

$$Y = \begin{pmatrix} 2.828 \\ 1.414 \\ 1.414 \\ 0 \end{pmatrix}$$

$$U := \text{submatrix}(X, 0, 5, 0, 3)$$

$$V := \text{submatrix}(X, 6, 9, 0, 3)^T$$

$$W := \text{diag}(Y)$$

$$D := (U \cdot W \cdot V)^T$$

$$D = \begin{pmatrix} 0 & 0 & 1 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 1 & 0 \\ 1 & 1 & 1 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 \end{pmatrix}$$

(Checking **D**)

$$R := (W \cdot V)^T$$

$$R = \begin{pmatrix} -0.816 & 1.155 & 0 & 0 \\ -0.816 & -0.577 & 1 & 0 \\ -2.449 & 0 & 0 & 0 \\ -0.816 & -0.577 & -1 & 0 \end{pmatrix}$$

(Note empty last columns).

$$R := \text{submatrix}(R, 0, 3, 0, 2)$$

$$V = \begin{pmatrix} -0.289 & -0.289 & -0.866 & -0.289 \\ 0.816 & -0.408 & 0 & -0.408 \\ 0 & 0.707 & 0 & -0.707 \\ 0.5 & 0.5 & -0.5 & 0.5 \end{pmatrix}$$

$$R = \begin{pmatrix} -0.816 & 1.155 & 0 \\ -0.816 & -0.577 & 1 \\ -2.449 & 0 & 0 \\ -0.816 & -0.577 & -1 \end{pmatrix}$$

$$C := U^T$$

$$W = \begin{pmatrix} 2.828 & 0 & 0 & 0 \\ 0 & 1.414 & 0 & 0 \\ 0 & 0 & 1.414 & 0 \\ 0 & 0 & 0 & 0 \end{pmatrix}$$

$$C = \begin{pmatrix} -0.408 & -0.408 & -0.408 & -0.408 & -0.408 & -0.408 \\ -0.289 & -0.289 & 0.577 & 0.577 & -0.289 & -0.289 \\ -0.5 & 0.5 & 0 & 0 & 0.5 & -0.5 \\ 0.671 & -0.224 & 0 & 0 & 0.224 & -0.671 \end{pmatrix}$$

(As we reduced **R** so **C** is reduced to top rows only).

$$C := \text{submatrix}(C, 0, 2, 0, 5)$$

$$C = \begin{pmatrix} -0.408 & -0.408 & -0.408 & -0.408 & -0.408 & -0.408 \\ -0.289 & -0.289 & 0.577 & 0.577 & -0.289 & -0.289 \\ -0.5 & 0.5 & 0 & 0 & 0.5 & -0.5 \end{pmatrix}$$

$$R \cdot C = \begin{matrix} & & 21 \\ \begin{pmatrix} 0 & 0 & 1 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 1 & 0 \\ 1 & 1 & 1 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 \end{pmatrix} \end{matrix}$$

Which is the same as the desired image.

In this case there are negative numbers in **R** and **C** which is undesirable for driving a passive matrix OLED display. By inspection it can be seen that a positive factorisation is possible:

$$R := \begin{pmatrix} 1 & 0 & 0 \\ 0 & 1 & 0 \\ 1 & 1 & 1 \\ 0 & 0 & 1 \end{pmatrix}$$

$$C := \begin{pmatrix} 0 & 0 & 1 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 1 & 0 \\ 1 & 0 & 0 & 0 & 0 & 1 \end{pmatrix}$$

$$R \cdot C = \begin{pmatrix} 0 & 0 & 1 & 1 & 0 & 0 \\ 0 & 1 & 0 & 0 & 1 & 0 \\ 1 & 1 & 1 & 1 & 1 & 1 \\ 1 & 0 & 0 & 0 & 0 & 1 \end{pmatrix}$$

Non-negative matrix factorization (NMF) provides a method for achieving this in the general case. In non-negative matrix factorization the image matrix **I** is factorised as:

$$I = W \cdot H \quad (\text{Equation 3})$$

Some examples of NMF techniques are described in the following references, all hereby incorporated by reference:

D. D. Lee, H. S. Seung. Algorithms for non-negative matrix factorization ; P. Paatero, U. Tapper. Least squares formulation of robust non-negative factor analysis. Chemometr. Intell. Lab. 37 (1997), 23-35; P. Paatero. A weighted non-negative least squares algorithm for three-way 'PARAFAC' factor analysis. Chemometr. Intell. Lab. 38 (1997), 223-242; P. Paatero, P. K. Hopke, etc. Understanding and controlling

rotations in factor analytic models. *Chemometr. Intell. Lab.* 60 (2002), 253-264; J. W. Demmel. *Applied numerical linear algebra*. Society for Industrial and Applied Mathematics, Philadelphia. 1997; S. Junto, P. Paatero. Analysis of daily precipitation data by positive matrix factorization. *Environmetrics*, 5 (1994), 127-144; P. Paatero, U. Tapper. Positive matrix factorization: a non-negative factor model with optimal utilization of error estimates of data values. *Environmetrics*, 5 (1994), 111-126; C. L. Lawson, R. J. Hanson. *Solving least squares problems*. Prentice-Hall, Englewood Cliffs, NJ, 1974; Algorithms for Non-negative Matrix Factorization, Daniel D. Lee, H. Sebastian Seung, pages 556-562, *Advances in Neural Information Processing Systems* 13, *Papers from Neural Information Processing Systems (NIPS) 2000*, Denver, CO, USA. MIT Press 2001; and Existing and New Algorithms for Non-negative Matrix Factorization By Wenguo Liu & Jianliang Yi (www.dcfi.gov/DCCI/rdwg/nmf.pdf; source code for the algorithms discussed therein can be found at http://www.cs.utexas.edu/users/liuwg/383CProject/CS_383C_Project.htm).

The NMF factorisation procedure is diagrammatically illustrated in Figure 9b.

Once the basic above-described scheme has been implemented other techniques can be used for additional benefit. For example duplicate rows of pixels, which are not uncommon in Windows (trademark) type applications, can be written simultaneously to reduce the number of line periods, hence shortening the frame period and reducing the peak brightness required for the same integrated brightness. Once an SVD decomposition has been obtained the lower rows with only small (drive) values can be neglected as they are of decreasing significance to the quality of the final image. As described above the multi-line addressing technique described above is applied within a single displayed frame but it will be recognised that a luminescence profile of one or more rows may be built up over the time dimension additionally or alternatively to a spatial dimension. This may be facilitated by moving picture compression techniques in which between-frame time interpolation is employed.

Embodiments of the above MLA techniques are particularly useful in colour OLED displays, in which case the techniques are preferably employed for groups of red (R), green (G), and blue (B) sub-pixels as well as, optionally, between pixel rows. This is because images tend to contain blocks of similar colour, and because a correlation between R, G and B sub-pixel drives is often higher than between separate pixels. Thus in embodiments of the scheme rows for multi-line addressing are grouped into R, G, and B rows with three rows defining a complete pixel and an image being built up by selecting combinations of the R, G and B rows simultaneously. For example if a significant area of the image to be displayed is white the image can be built up by first selecting groups of R, G and B rows together while applying appropriate signals to the column drivers.

Application of the MLA scheme to a colour display has a further advantage. In a conventional colour OLED display a row of pixels has the pattern "RGBRGB...." so that when the row is enabled separate column drivers can simultaneously drive the R, G and B sub-pixels to provide a full colour illuminated pixel. However the three rows may have the configuration "RRRR....", "GGGG....", "BBBB....", a single column addressing R, G and B sub-pixels. This configuration simplifies the application of an OLED display since a row of, say, red pixels may be (inkjet) printed in a single long trough (separated from adjacent troughs by the cathode separator) rather than separate "wells" being required to define regions for the three different coloured materials in each row. This enables the elimination of a fabrication step and also increases the pixel aperture ratio (that is the percentage of display area occupied by active pixel). Thus in a further aspect the invention provides a display of this type.

Figure 4a shows a block diagram of an example display/driver hardware configuration 400 for such a scheme. As can be seen a single column driver 402 addresses rows of red 404, green 406 and blue 408 pixels. Permutations of red, green and blue rows are addressed using row selectors/multiplexers 410 or, alternatively, by means of a current sink controlling each row as described further later. It can be seen from figure 4a that this configuration allows red, green and blue sub-pixels to be printed in linear troughs (rather than wells) each sharing a common electrode. This reduces substrate patterning and printing complexity and increases aperture ratio (and hence indirectly lifetime

through the reduced drive necessary). With the physical device layout of figure 4a a number or different MLA drive schemes may be implemented.

In a first example drive scheme an image is built up by addressing groups of rows in sequence as shown below:

1. White component: R, G, and B are selected and driven together
2. Red + Blue driven together
3. Blue + Green driven together
4. Red + Green driven together
5. Red only
6. Blue only
7. Green only

Only the necessary colour steps are carried out to build up the image using the minimum number of colour combinations. The combinations may be optimised to increase lifetime and/or reduce power consumption, depending on the requirement of the application.

In an alternative colour MLA scheme, the driving of the RGB rows is split into three line scan periods, with each line period driving one primary. The primaries are combinations of R G and B chosen to form a colour gamut which encloses all the desired colours along a line or row of the display:

In one method the primaries are $R + aG = aB$, $G + bR = bB$, $B + cR = cG$ where $0 \leq a, b, c \leq 1$ and a, b and c are chosen to be the largest possible values ($a + b + c = \text{maximum}$) while still enclosing all desired colours within their colour gamut.

In another method a, b and c are chosen in a scheme to best improve the overall performance of the display. For example, if blue lifetime is a limiting factor, a and b may be maximised at the expense of c ; if red power consumption is a problem, b and c can be maximised. This is because the total emitted brightness should equal a fixed value. Consider an example where $b=c=0$. In this case the red brightness must be fully

achieved in the first scan period. However if $b, c > 0$ then the red brightness is built up more gradually over multiple scan periods, thus reducing the peak brightness and increasing the red subpixel lifetime and efficiency.

In another variation the length of the individual scan periods can be adjusted to optimise lifetime or power consumptions (for example to provide increased scan time).

In a further variation the primaries may be chosen arbitrarily, but to define the minimum possible colour gamut which still encloses all colours on a line of the display. For example in an extreme case, if there were only shades of greens on a reproducible colour gamut.

Figure 4b shows a second example of display driver hardware 450 in which like elements to those in figure 4a are shown by like reference numerals. In figure 4b the display includes additional rows of white (W) pixels 412 which are also used to build up a colour image when driven in combination with three primaries.

The inclusion of white sub-pixels broadly speaking reduces the demands on the blue pixels thus increasing display lifetime; alternatively, depending on the drive scheme, power consumption for display of given colour may be reduced. Colours other than white, for example magenta, cyan, and/or yellow emitting sub-pixels may be included, for example to increase the colour gamut. The different coloured sub-pixels need not have the same area.

As illustrated in figure 4b each row comprises sub-pixels of a single colour, as described with reference to figure 4a, but it will be appreciated that a conventional pixel layout may also be employed with successive R, G, B and W pixels along each row. In this case the columns will be driven by four separate column drivers, one for each of the four colours.

It will be appreciated that the above described multi-line addressing schemes may be employed in connection with the display/driver arrangement of figure 4b, with combinations of R, G, B and W rows being addressed in different permutations and/or with different drive ratios, either using row multiplexers (as illustrated) or a current sink for each line. As described above an image is built up by successively driving different combinations of rows.

As outlined above and described in more detail below, some preferred drive techniques employ a variable current drive to the OLED display pixels. However a simpler drive scheme, which has no need for row current mirrors, may be implemented using one or more row selectors/multiplexers to select rows of the display singularly and in combination in accordance with the first example colour display drive scheme given above.

Figure 4c illustrates the timing of row selection in such a scheme. In a first period 460 white, red, green and blue rows are selected and driven together; in a second period 470 white only is driven, and in a third period 480 red only is driven, all according to a pulse-width modulation drive timing.

Referring next to figure 5a, this shows a schematic diagram of an embodiment of a passive matrix OLED driver 500 which implements an MLA addressing scheme as described above.

In figure 5a a passive matrix OLED display similar to that described with reference to figure 3 has row electrodes 306 driven by row driver circuits 512 and column electrodes 310 driven by column drives 510. Details of these row and column drivers are shown in figure 5b. Column drivers 510 have a column data input 509 for setting the current drive to one or more of the column electrodes; similarly row drivers 512 have a row data input 511 for setting the current drive ratio to two or more of the rows. Preferably inputs 509 and 511 are digital inputs for ease of interfacing; preferably column data input 509 sets the current drives for all the m columns of display 302.

Data for display is provided on a data and control bus 502, which may be either serial or parallel. Bus 502 provides an input to a frame store memory 503 which stores luminance data for each pixel of the display or, in a colour display, luminance information for each sub-pixel (which may be encoded as separate RGB colour signals or as luminance and chrominance signals or in some other way). The data stored in frame memory 503 determines a desired apparent brightness for each pixel (or sub-pixel) for the display, and this information may be read out by means of a second, read bus 505 by a display drive processor 506 (in embodiments bus 505 may be omitted and bus 502 used instead).

Display drive processor 506 may be implemented entirely in hardware, or in software using, say, a digital signal processing core, or in a combination of the two, for example, employing dedicated hardware to accelerate matrix operations. Generally, however, display drive processor 506 will be at least partially implemented by means of stored program code or micro code stored in a program memory 507, operating under control of a clock 508 and in conjunction with working memory 504. Code in program memory 507 may be provided on a data carrier or removable storage 507a.

The code in program memory 507 is configured to implement one or more of the above described multi-line addressing methods using conventional programming techniques. In some embodiments these methods may be implemented using a standard digital signal processor and code running in any conventional programming language. In such an instance a conventional library of DSP routines may be employed, for example, to implement singular value decomposition, or dedicated code may be written for this purpose, or other embodiments not employing SVD may be implemented such as the techniques described above with respect to driving colour displays.

Referring now to figure 5b, this shows details of the column 510 and row 512 drivers of figure 5a. The column driver circuitry 510 includes a plurality of controllable reference current sources 516, one for each column line, each under control of respective digital-to-analogue converter 514. Details of example implementations of these are shown in figure 5c where it can be seen that a controllable current source 516 comprises a pair of transistors 522, 524 connected to a power line 518 in a current mirror configuration.

Since, in this example, the column drivers comprise current sources these are PNP bipolar transistors connected to a positive supply line; to provide a current sink NPN transistors connected to ground are employed; in other arrangements MOS transistors are used. The digital-to-analogue converters 514 each comprise a plurality (in this instance three) of FET switches 528, 530, 532 each connected to a respective power supply 534, 536, 538. The gate connections 529, 531, 533 provide a digital input switching the respective power supply to a corresponding current set resistor 540, 542, 544, each resistor being connected to a current input 526 of a current mirror 516. The power supplies have voltages scaled in powers of two, that is each twice that of the next lowest power supply less a V_{gs} drop so that a digital value on the FET gate connections is converted into a corresponding current on a line 526; alternatively the power supplies may have the same voltage and the resistors 540, 542, 544 may be scaled. Figure 5c also shows an alternative D/A controlled current source/sink 546; in this arrangement where multiple transistors are shown a single appropriately-sized larger transistor may be employed instead.

The row drivers 512 also incorporate two (or more) digitally controllable current sources 515, 517, and these may be implemented using similar arrangements to those shown in figure 5c, employing current sink rather than current source mirrors. In this way controllable current sinks 517 may be programmed to sink currents in a desired ratio (or ratios) corresponding to a ratio (or ratios) of row drive levels. Controllable current sinks 517 are thus coupled to a ratio control current mirror 550 which has an input 552 for receiving a first, referenced current and one or more outputs 554 for receiving (sinking) one or more (negative) output currents, the ratio of an output current to the input current being determined by a ratio of control inputs defined by controllable current generators 517 in accordance with row data on line 509. Two row electrode multiplexers 556a, b are provided to allow selection of one row electrode to provide a reference current and another row electrode to provide an "output" current; optionally further selectors/multiplexers 556b and mirror outputs from 550 may be provided. As illustrated row driver 512 allows the selection of two rows for concurrent driving from a block of four row electrodes but in practice alternative selection arrangements may be employed – for example in one embodiment twelve rows (one reference and eleven mirrors) are selected from 64 row electrodes by twelve 64 way multiplexers; in another

arrangement the 64 rows may be divided into several blocks each having an associated row driver capable of selecting a plurality of rows for simultaneous driving.

Figure 5d shows details of an implementation of the programmable ratio control current mirror 550 of figure 5b. In this example implementation a bipolar current mirror with a so-called beta helper (Q5) is employed, but the skilled person will recognise that many other types of current mirror circuit may also be used. In the circuit of figure 5d V1 is a power supply of typically around 3V and I1 and I2 define the ratio of currents in the collectors of Q1 and Q2. The currents in the two lines 552, 554 are in the ratio I1 to I2 and thus a given total column current is divided between the two selected rows in this ratio. The skilled person will appreciate that this circuit can be extended to an arbitrary number of mirrored rows by providing a repeated implementation of the circuitry within dashed line 558.

Figure 5e illustrates an alternative embodiment of a programmable current mirror for the row driver 512 of figure 5b. In this alternative embodiment each row is provided with circuitry corresponding to that within dashed line 558 of figure 5d, that is with a current mirror output stage, and then one or more row selectors connects selected ones of these current mirror output stages to one or more respective programmable reference current supplies (source or sink). Another selector selects a row to be used as a reference input to the current mirror.

In embodiments of the above-described row drivers row selection need not be employed since a separate current mirror output may be provided for each row either of the complete display or for each row of a block of rows of the display. Where row selection is employed rows may be grouped in blocks - for example where a current mirror with three outputs is employed with selective connection to, say a group of 12 rows, sets of three successive rows may be selected in turn to provide three-line MLA for the 12 rows. Alternatively rows may be grouped using a priori knowledge relating to the line image to be displayed, for example where it is known that a particular sub-section of the image would benefit from MLA because of the nature of the displayed data (significant correlation between rows).

Figures 5f and 5g illustrate current mirror configurations according to the prior art with, respectively, a ground reference and a positive supply reference, showing the sense of the input and output currents. It can be seen that these currents are both in the same sense but maybe either positive or negative.

Figure 6 shows a layout of an integrated circuit die 600 combining the row drivers 512 and display drive processor 506 of figure 5a. The die has the shape of an elongated rectangle, of example dimensions 20mm x 1mm, with a first region 602 for a long line of driver circuitry comprising repeated implementations of substantially the same set of devices, and an adjacent region 604 used to implement the MLA display processing circuitry. Region 604 would otherwise be unused space since there is a minimum physical width to which a chip can be diced.

The above described MLA display drivers employ a variable current drive to control OLED luminance but the skilled person will recognise that other means of varying the drive to an OLED pixel, in particular PWM, may additionally or alternatively employed.

Figure 7 shows a schematic illustration of a pulse width modulation drive scheme for multi-line addressing. In figure 7 the column electrodes 700 are provided with a pulse width modulated drive at the same time as two or more row electrodes 702 to achieve the desired luminance patterns. In the example of figure 7 the zero value shown could be smoothly varied up to 0.5 by gradually shifting the second row pulse to a later time; in general a variable drive to a pixel may be applied by controlling a degree of overlap of row and column pulses.

Some preferred MLA methods employing matrix factorisation will now be described in more detail.

Referring to Figure 8a, this shows row **R**, column **C** and image **I** matrices for a conventional drive scheme in which one row is driven at a time. Figure 8b shows row, column and image matrices for a multiline addressing scheme. Figures 8c and 8d illustrate, for a typical pixel of the displayed image, the brightness of the pixel, or

equivalently the drive to the pixel, over a frame period, showing the reduction in peak pixel drive which is achieved through multiline addressing.

Figure 9a illustrates, diagrammatically, singular value composition (SVD) of an image matrix **I** according to Equation 2 below:

$$\begin{array}{ccccccc} \mathbf{I} & = & \mathbf{U} & \times & \mathbf{S} & \times & \mathbf{V} \\ m \times n & & m \times p & & p \times p & & p \times n \end{array}$$

Equation 2

The display can be driven by any combination of **U**, **S** and **V**, for example driving rows **US** and columns with **V** or driving rows with $\mathbf{U}\sqrt{\mathbf{S}}$ and column with $\sqrt{\mathbf{S}}.\mathbf{V}$ other related techniques such as QR decomposition and LU decomposition can also be employed. Suitable numerical techniques are described in, for example, "Numerical Recipes in C: The Art of Scientific Computing", Cambridge University Press 1992; many libraries of program code modules also include suitable routines.

Figure 10 illustrates row and column drivers similar to those described with reference to Figures 5b to 5e and suitable for driving a display with a factorised image matrix. The column drivers 1000 comprise a set of adjustable substantially constant current sources 1002 which are ganged together and provided with a variable reference current I_{ref} for setting the current into each of the column electrodes. This reference current is pulse width modulated by a different value for each column derived from a row of a factor matrix such as row p_i of matrix **H** of Figure 9b. The row drive 1010 comprises a programmable current mirror 1012 similar to that shown in Figure 5e but preferably with one output for each row of the display or for each row of a block of simultaneously driven rows. The row drive signals are derived from a column of a factor matrix such as column p_j of matrix **W** of Figure 9b.

Figure 11 shows a flow diagram of an example procedure for displaying an image using matrix factorisation such as NMF, and which may be implemented in program code stored in program memory 507 of display drive processor 506 of Figure 5a.

In Figure 11 the procedure first reads the frame image matrix **I** (step S1100), and then factorises this image matrix into factor matrices **W** and **H** using NMF, or into other factor matrices, for example **U**, **S** and **V** when employing SVD (step S1102). This factorisation may be computed during display of an earlier frame. The procedure then drives the display with p subframes at step 1104. Step 1106 shows the subframe drive procedure.

The subframe procedure sets **W**-column $p_i \rightarrow \mathbf{R}$ to form a row vector **R**. This is automatically normalised to unity by the row driver arrangement of Figure 10 and a scale factor x , $\mathbf{R} \leftarrow x\mathbf{R}$ is therefore derived by normalising **R** such that the sum of elements is unity. Similarly with **H**, row $p_i \rightarrow \mathbf{C}$ to form a column vector **C**. This is scaled such that the maximum element value is 1, giving a scale factor y , $\mathbf{C} \leftarrow y\mathbf{C}$. The

a frame scale factor $f = \frac{p}{m}$ is determined and the reference current set by $I_{ref} = \frac{I_0 \cdot f}{xy}$

where I_0 corresponds to the current required for full brightness in a conventionally scanned line at a time system, the x and y factors compensating for scaling effects introduced by the driving arrangement (with other driving arrangements one or both of these may be omitted).

Following this, at step S1108, the display drivers shown in Figure 10 drive the columns of the display with **C** and rows of the display with **R** for $1/p$ of the total frame period. This is repeated for each subframe and the subframe data for the next frame is then output.

Figure 12 shows an example of an image constructed in accordance with an embodiment of the above described method; the format corresponds to that of Figure 9b. The image in Figure 12 is defined by a 50 x 50 image matrix which, in this example, is displayed using 15 subframes ($p = 15$). The number of subframes can be determined in advance or varied according to the nature of the image displayed.

The image manipulation calculations to be performed are not dissimilar in their general character to operations performed by consumer electronic imaging devices such as

digital cameras and embodiments of the method may be conveniently implemented in such devices.

In other embodiments the method can be implemented on a dedicated integrated circuit, or by means of a gate array, or in the software on a digital signal processor, or in some combination of these.

The above described techniques are applicable to both organic and inorganic LED-based displays. The TMA schemes described have pulsed width modulated column drive (time control) on one axis and current division ratio (current control) on the other axis. For inorganic LEDs voltage is proportional to logarithm current (so a product of voltages is given by a sum of the log currents), however for OLEDs there is a quadratic current-voltage dependence. In consequence when the above described techniques are used to drive OLEDs it is important that PWM is employed. This is because even with current control there is a characteristic which defines the voltage across a pixel required for a given current and with only current control the correct voltage for each pixel of a subframe cannot necessarily be applied. The TMA schemes described nonetheless work correctly with OLEDs because rows are driven to achieve the desired current and columns are driven with a PWM time, in effect decoupling the column and row drives, and hence decoupling the voltage and current variables by providing two separate control variables.

Referring again to the NMF factorisation of an image matrix, some particularly preferred fast NMF matrix factorisation techniques are described in the Applicant's co-pending UK patent application no. 0428191.1, filed 23 December 2004, the contents of which are hereby incorporated by reference in their entirety.

Some further optimizations are as follows:

Because current is shared between rows, if the current in one row increases the current in the rest reduces, so preferably (although this is not essential) the reference current and sub-frame time are scaled to compensate. For example, the sub-frame times can be adjusted with the aim of having the peak pixel brightness in each subframe equal (also

reducing worst-case/peak-brightness aging). In practice this is limited by the shortest selectable sub-frame time and also by the maximum column drive current, but since the adjustment is only a second order optimisation this is not a problem.

Later sub-frames apply progressively smaller corrections and hence they tend to be overall dimmer whereas the earlier sub-frames tend to be brighter. With PWM drive, rather than always have the start of the PWM cycle an "on" portion of the cycle, the peak current can be reduced by randomly dithering the start of the PWM cycle. In a straightforward practical implementation a similar benefit can be achieved with less complexity by, where the off-time is greater than 50%, starting the "on" portion timing for half the PWM cycles at the end of the available period. This is potentially able to reduce the peak row drive current by 50%.

With rows comprising red (R), green (G) and blue (B) (sub-)pixels (i.e. an RGB, RGB, RGB row pattern), because each (sub-)pixel has different characteristics a given voltage applied to a row may not achieve the exact desired drive currents for each differently coloured OLED (sub-)pixel. It is therefore preferable to use an OLED display with separately drivable rows of red, green and blue (sub-)pixels (i.e. groups of three rows with respective RRRR..., GGGG... and BBBB... patterns). The advantages of such a configuration in relation to ease of manufacture have already been mentioned above.

Embodiments of the invention have been described with specific reference to OLED-based displays. However the techniques described herein are also applicable to other types of emissive display including, but not limited to, vacuum fluorescent displays (VFDs) and plasma display panels (PDPs) and other types of electroluminescent display such as thick and thin (TFEL) film electroluminescent displays, for example iFire (RTM) displays, large scale inorganic displays and passive matrix driven displays in general.

No doubt many other effective alternatives will occur to the skilled person. It will be understood that the invention is not limited to the described embodiments and

encompasses modifications apparent to those skilled in the art lying within the spirit and scope of the claims appended hereto.

CLAIMS:

1. A method of driving an emissive display, the display comprising a plurality of pixels each addressable by a row electrode and a column electrode, the method comprising:
 - driving a plurality of said column electrodes with a first set of column drive signals; and
 - driving two or more of said row electrodes with a first set of forward bias row drive signals at the same time as said column electrode driving with said column drive signals; then
 - driving said plurality of column electrodes with a second set of column drive signals; and
 - driving said two or more row electrodes with a second set of forward bias row drive signals at the same time as said column electrode driving with said second column drive signals.
2. A method as claimed in claim 1 wherein said first and second column drive signals and said first and second row drive signals are selected such that a desired luminescence of said OLED pixels driven by said row and column electrodes is obtained by a substantially linear sum of a luminances determined by said first row and column drive signals and luminances determined by said second row and column drive signals.
3. A method as claimed in claim 1 or 2 wherein said first and second column drive signals and said first and second row drive signals are selected such that a peak luminance of a said pixel driven by said row and column electrodes is less than said peak luminance would be if said row electrodes were driven separately.
4. A method as claimed in any one of claims 1 to 3 further comprising omitting said driving with said second row and column drive signals for two or more rows of said pixels having substantially the same desired luminance.

5. A method as claimed in any one of claims 1 to 4 wherein said two or more row electrodes drive adjacent rows of said pixels.
6. A method as claimed in any one of claims 1 to 4 wherein said two or more row electrodes drive separated or alternate rows of said pixels.
7. A method as claimed in any one of claims 1 to 6 wherein said two or more row electrodes are substituted by one or more row electrodes in two or more successive image frames displayed on said emissive display.
8. A method as claimed in any one of claims 1 to 7 further comprising omitting to drive said two or more row electrodes when said second row drive signals are substantially all less than a threshold drive value.
9. A method as claimed in any one of claims 1 to 8 wherein both said first and second row drive signals and said first and second column drive signals comprise pulse width modulated drive signals.
10. A method as claimed in any preceding claim wherein said first and second row and column drive signals comprise current drive signals.
11. A method as claimed in claim 10 further comprising driving said first and second row electrodes using a controllable current divider to divide said first column current drive signals between said two or more rows in accordance with said first row drive signals and to divide said second column current drive signals between said two or more rows in accordance with said second row drive signals.
12. A method as claimed in any preceding claim wherein each said pixel comprises at least two sub-pixels of at least two different colours, each subpixel being addressable by a said row and column electrode, and wherein said driving of said two or more row electrodes comprises driving row electrodes of said two or more subpixels of a common pixel.

13. A method as claimed in any preceding claim wherein each said pixel comprises at least two sub-pixels of at least two different colours, each subpixel being addressable by a said row and column electrode, and wherein said driving of said two or more row electrodes comprises driving row electrodes of subpixels of the same colour.
14. A method as claimed in any preceding claim said further comprising selecting said two or more row electrodes from row electrodes in a group of three or more adjacent rows of electrodes.
15. A method as claimed in any preceding claim wherein said row electrode driving comprises driving three or more of said row electrodes with said first and second sets of row drive signals, the method further comprising driving said plurality of column electrodes with a third set of column drive signals and at substantially the same time driving said three or more row electrodes with a third set of row drive signals.
16. A method as claimed in any preceding claim wherein said emissive display is an OLED display.
17. Processor control code to, when running, implement the method of any one of claims 1 to 16.
18. A carrier carrying the processor control code of claim 17.
19. An OLED display driver comprising means to implement the method of any one of claims 1 to 16.
20. An emissive display driver for driving an emissive display comprising a plurality of pixels each addressable by a row electrode and a column electrode, said display driver comprising:
- means for driving a plurality of said column electrodes with a first set of column drive signals;

means for driving two or more of said row electrodes with a first set of forward bias row drive signals at the same time as said column electrode driving with said first column drive signals;

means for driving said plurality of column electrodes with a second set of column drive signals; and

means for driving said two or more row electrodes with a second set of forward bias row drive signals at the same time as said column electrode driving with said second column drive signals.

21. An emissive display driver circuit for driving an emissive display, pixels of the display being addressed by row electrodes and corresponding column electrodes, said display driver comprising:

one or more column drivers to simultaneously drive a plurality of said column electrodes; and

one or more row drivers to simultaneously drive a plurality of said row electrodes corresponding to said column electrodes at the same time as said column electrode driving, such that a drive for a said column electrode is shared between a plurality of said row drivers.

22. An emissive display driver as claimed in claim 20 wherein said row and column drivers comprise circuits to provide a controllable substantially constant current.

23. An emissive display driver as claimed in any one of claims 20 to 22 wherein said emissive display is an OLED display.

24. An integrated circuit die chip comprising a plurality of drivers configured to drive a plurality of electrodes of an OLED display simultaneously, and display drive processing circuitry configured to determine drive signals for said plurality of electrodes; and wherein said die has an aspect ratio of greater than 10 to 1 length to breadth.

25. A method of providing a multi-colour organic electro-luminescent display with an increased lifetime, the display comprising a matrix of pixels, each pixel having at

least three sub-pixels, wherein a first sub-pixel comprises a sub-pixel of a first colour, a second sub-pixel comprises a sub-pixel of a second colour and a third sub-pixel comprises a sub-pixel of a third colour overlapping said first colour and said second colour, the method comprising determining the light output of the third sub-pixel as a component of the light output of the first sub-pixel and a component of the light output of the second sub-pixel, determining the maximum portion of light output emitable for a given colour using said third sub-pixel and subtracting the corresponding light output components from the first sub-pixel light output and the second sub-pixel light output.

1/17




Figure 1a
(PRIOR ART)




Figure 1b

2/17




Figure 2

3/17




Figure 3
(PRIOR ART)

300

4/17




Figure 4a

400 ↗




Figure 4b

450 ↗

5/17




Figure 4c




Figure 5a

7/17




Figure 5b




Figure 5c

9/17




Figure 5d

10/17




Figure 5e

11/17




Figure 5f
(PRIOR ART)




Figure 5g
(PRIOR ART)

12/17




Figure 6




Figure 7




Figure 8a




Figure 8b




Figure 8c




Figure 8d

14/17




Figure 9a




Figure 9b

15/17




Figure 10

16/17




Figure 11

17/17




Figure 12

INTERNATIONAL SEARCH REPORT

International Application No
PCT/GB2005/050167

| A. CLASSIFICATION OF SUBJECT MATTER G09G3/32 | | |
|---|--|--|
| According to International Patent Classification (IPC) or to both national classification and IPC | | |
| B. FIELDS SEARCHED | | |
| Minimum documentation searched (classification system followed by classification symbols) G09G | | |
| Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched | | |
| Electronic data base consulted during the international search (name of data base and, where practical, search terms used) EPO-Internal, WPI Data, PAJ | | |
| C. DOCUMENTS CONSIDERED TO BE RELEVANT | | |
| Category * | Citation of document, with indication, where appropriate, of the relevant passages | Relevant to claim No. |
| X | EP 1 408 479 A (CANON KABUSHIKI KAISHA) 14 April 2004 (2004-04-14) figures 5,7,15,16 paragraphs '0062!, '0070!, '0129! - '0133! paragraphs '0170! - '0179! ----- | 1-24 |
| X | EP 0 541 295 A (CANON KABUSHIKI KAISHA) 12 May 1993 (1993-05-12) figures 1,4 page 3, line 18 - page 4, line 18 page 9, line 46 - line 47 ----- | 25 |
| <input type="checkbox"/> Further documents are listed in the continuation of box C. | | |
| <input checked="" type="checkbox"/> Patent family members are listed in annex. | | |
| * Special categories of cited documents : | | |
| *A* document defining the general state of the art which is not considered to be of particular relevance *E* earlier document but published on or after the international filing date *L* document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) *O* document referring to an oral disclosure, use, exhibition or other means *P* document published prior to the international filing date but later than the priority date claimed *T* later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention *X* document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone *Y* document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. *Z* document member of the same patent family | | |
| Date of the actual completion of the international search 23 January 2006 | | Date of mailing of the international search report 31/01/2006 |
| Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016 | | Authorized officer Ladray, O |

INTERNATIONAL SEARCH REPORT

Information on patent family members

International Application No

PCT/GB2005/050167

| Patent document cited in search report | | Publication date | Patent family member(s) | Publication date |
|---|---|---------------------|----------------------------|---------------------|
| EP 1408479 | A | 14-04-2004 | JP 2004133138 A | 30-04-2004 |
| | | | US 2004125046 A1 | 01-07-2004 |
| EP 0541295 | A | 12-05-1993 | CA 2081643 A1 | 08-05-1993 |
| | | | DE 69226689 D1 | 24-09-1998 |
| | | | DE 69226689 T2 | 28-01-1999 |
| | | | JP 5241551 A | 21-09-1993 |